{"product_id":"digital-vlsi-design-and-simulation-with-verilog-isbn-9781119778042","title":"Digital VLSI Design and Simulation with Verilog","description":"\u003cp\u003e\u003cb\u003eMaster digital design with VLSI and Verilog using this up-to-date and comprehensive resource from leaders in the field\u003c\/b\u003e     \u003c\/p\u003e\u003cp\u003e\u003ci\u003e Digital VLSI Design Problems and Solution with Verilog \u003c\/i\u003e delivers an expertly crafted treatment of the fundamental concepts of digital design and digital design verification with Verilog HDL. The book includes the foundational knowledge that is crucial for beginners to grasp, along with more advanced coverage suitable for research students working in the area of VLSI design. Including digital design information from the switch level to FPGA-based implementation using hardware description language (HDL), the distinguished authors have created a one-stop resource for anyone in the field of VLSI design.      \u003c\/p\u003e\u003cp\u003eThrough eleven insightful chapters, you�ll learn the concepts behind digital circuit design, including combinational and sequential circuit design fundamentals based on Boolean algebra. You�ll also discover comprehensive treatments of topics like logic functionality of complex digital circuits with Verilog, using software simulators like ISim of Xilinx. The distinguished authors have included additional topics as well, like:      \u003c\/p\u003e\u003cli\u003eA discussion of programming techniques in Verilog, including gate level modeling, model instantiation, dataflow modeling, and behavioral modeling   \u003c\/li\u003e\u003cli\u003eA treatment of programmable and reconfigurable devices, including logic synthesis, introduction of PLDs, and the basics of FPGA architecture   \u003c\/li\u003e\u003cli\u003eAn introduction to System Verilog, including its distinct features and a comparison of Verilog with System Verilog   \u003c\/li\u003e\u003cli\u003eA project based on Verilog HDLs, with real-time examples implemented using Verilog code on an FPGA board      \u003cp\u003ePerfect for undergraduate and graduate students in electronics engineering and computer science engineering, \u003ci\u003eDigital VLSI Design Problems and Solution with Verilog\u003c\/i\u003ealso has a place on the bookshelves of academic researchers and private industry professionals in these fields. \u003c\/p\u003e\n\u003cp\u003ePreface xi\u003c\/p\u003e \u003cp\u003eAbout the Authors xiii\u003c\/p\u003e \u003cp\u003e\u003cb\u003e1 Combinational Circuit Design \u003c\/b\u003e\u003cb\u003e1\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e1.1 Logic Gates 1\u003c\/p\u003e \u003cp\u003e1.1.1 Universal Gate Operation 3\u003c\/p\u003e \u003cp\u003e1.1.2 Combinational Logic Circuits 5\u003c\/p\u003e \u003cp\u003e1.2 Combinational Logic Circuits Using MSI 6\u003c\/p\u003e \u003cp\u003e1.2.1 Adders 6\u003c\/p\u003e \u003cp\u003e1.2.2 Multiplexers 12\u003c\/p\u003e \u003cp\u003e1.2.3 De-multiplexer 14\u003c\/p\u003e \u003cp\u003e1.2.4 Decoders 15\u003c\/p\u003e \u003cp\u003e1.2.5 Multiplier 17\u003c\/p\u003e \u003cp\u003e1.2.6 Comparators 18\u003c\/p\u003e \u003cp\u003e1.2.7 Code Converters 19\u003c\/p\u003e \u003cp\u003e1.2.8 Decimal to BCD Encoder 20\u003c\/p\u003e \u003cp\u003eReview Questions 21\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 22\u003c\/p\u003e \u003cp\u003eReference 23\u003c\/p\u003e \u003cp\u003e\u003cb\u003e2 Sequential Circuit Design \u003c\/b\u003e\u003cb\u003e25\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e2.1 Flip-flops (F\/F) 25\u003c\/p\u003e \u003cp\u003e2.1.1 S-R F\/F 25\u003c\/p\u003e \u003cp\u003e2.1.2 D F\/F 26\u003c\/p\u003e \u003cp\u003e2.1.3 J-K F\/F 26\u003c\/p\u003e \u003cp\u003e2.1.4 T F\/F 28\u003c\/p\u003e \u003cp\u003e2.1.5 F\/F Excitation Table 29\u003c\/p\u003e \u003cp\u003e2.1.6 F\/F Characteristic Table 29\u003c\/p\u003e \u003cp\u003e2.2 Registers 31\u003c\/p\u003e \u003cp\u003e2.2.1 Serial I\/P and Serial O\/P (SISO) 31\u003c\/p\u003e \u003cp\u003e2.2.2 Serial Input and Parallel Output (SIPO) 31\u003c\/p\u003e \u003cp\u003e2.2.3 Parallel Input and Parallel Output (PIPO) 32\u003c\/p\u003e \u003cp\u003e2.2.4 Parallel Input and Serial Output (PISO) 32\u003c\/p\u003e \u003cp\u003e2.3 Counters 33\u003c\/p\u003e \u003cp\u003e2.3.1 Synchronous Counter 33\u003c\/p\u003e \u003cp\u003e2.3.2 Asynchronous Counter 33\u003c\/p\u003e \u003cp\u003e2.3.3 Design of a 3-Bit Synchronous Up-counter 34\u003c\/p\u003e \u003cp\u003e2.3.4 Ring Counter 36\u003c\/p\u003e \u003cp\u003e2.3.5 Johnson Counter 37\u003c\/p\u003e \u003cp\u003e2.4 Finite State Machine (FSM) 37\u003c\/p\u003e \u003cp\u003e2.4.1 Mealy and Moore Machine 38\u003c\/p\u003e \u003cp\u003e2.4.2 Pattern or Sequence Detector 38\u003c\/p\u003e \u003cp\u003eReview Questions 41\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 41\u003c\/p\u003e \u003cp\u003eReference 42\u003c\/p\u003e \u003cp\u003e\u003cb\u003e3 Introduction to Verilog HDL \u003c\/b\u003e\u003cb\u003e43\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e3.1 Basics of Verilog HDL 43\u003c\/p\u003e \u003cp\u003e3.1.1 Introduction to VLSI 43\u003c\/p\u003e \u003cp\u003e3.1.2 Analog and Digital VLSI 43\u003c\/p\u003e \u003cp\u003e3.1.3 Machine Language and HDLs 44\u003c\/p\u003e \u003cp\u003e3.1.4 Design Methodologies 44\u003c\/p\u003e \u003cp\u003e3.1.5 Design Flow 45\u003c\/p\u003e \u003cp\u003e3.2 Level of Abstractions and Modeling Concepts 45\u003c\/p\u003e \u003cp\u003e3.2.1 Gate Level 45\u003c\/p\u003e \u003cp\u003e3.2.2 Dataflow Level 47\u003c\/p\u003e \u003cp\u003e3.2.3 Behavioral Level 47\u003c\/p\u003e \u003cp\u003e3.2.4 Switch Level 47\u003c\/p\u003e \u003cp\u003e3.3 Basics (Lexical) Conventions 47\u003c\/p\u003e \u003cp\u003e3.3.1 Comments 47\u003c\/p\u003e \u003cp\u003e3.3.2 Whitespace 48\u003c\/p\u003e \u003cp\u003e3.3.3 Identifiers 48\u003c\/p\u003e \u003cp\u003e3.3.4 Escaped Identifiers 48\u003c\/p\u003e \u003cp\u003e3.3.5 Keywords 48\u003c\/p\u003e \u003cp\u003e3.3.6 Strings 49\u003c\/p\u003e \u003cp\u003e3.3.7 Operators 49\u003c\/p\u003e \u003cp\u003e3.3.8 Numbers 49\u003c\/p\u003e \u003cp\u003e3.4 Data Types 50\u003c\/p\u003e \u003cp\u003e3.4.1 Values 50\u003c\/p\u003e \u003cp\u003e3.4.2 Nets 50\u003c\/p\u003e \u003cp\u003e3.4.3 Registers 51\u003c\/p\u003e \u003cp\u003e3.4.4 Vectors 51\u003c\/p\u003e \u003cp\u003e3.4.5 Integer Data Type 51\u003c\/p\u003e \u003cp\u003e3.4.6 Real Data Type 51\u003c\/p\u003e \u003cp\u003e3.4.7 Time Data Type 52\u003c\/p\u003e \u003cp\u003e3.4.8 Arrays 52\u003c\/p\u003e \u003cp\u003e3.4.9 Memories 52\u003c\/p\u003e \u003cp\u003e3.5 Testbench Concept 53\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 53\u003c\/p\u003e \u003cp\u003eReferences 54\u003c\/p\u003e \u003cp\u003e\u003cb\u003e4 Programming Techniques in Verilog I \u003c\/b\u003e\u003cb\u003e55\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e4.1 Programming Techniques in Verilog I 55\u003c\/p\u003e \u003cp\u003e4.2 Gate-Level Model of Circuits 55\u003c\/p\u003e \u003cp\u003e4.3 Combinational Circuits 57\u003c\/p\u003e \u003cp\u003e4.3.1 Adder and Subtractor 57\u003c\/p\u003e \u003cp\u003e4.3.2 Multiplexer and De-multiplexer 66\u003c\/p\u003e \u003cp\u003e4.3.3 Decoder and Encoder 71\u003c\/p\u003e \u003cp\u003e4.3.4 Comparator 75\u003c\/p\u003e \u003cp\u003eReview Questions 77\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 77\u003c\/p\u003e \u003cp\u003eReferences 78\u003c\/p\u003e \u003cp\u003e\u003cb\u003e5 Programming Techniques in Verilog II \u003c\/b\u003e\u003cb\u003e79\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e5.1 Programming Techniques in Verilog II 79\u003c\/p\u003e \u003cp\u003e5.2 Dataflow Model of Circuits 79\u003c\/p\u003e \u003cp\u003e5.3 Dataflow Model of Combinational Circuits 80\u003c\/p\u003e \u003cp\u003e5.3.1 Adder and Subtractor 80\u003c\/p\u003e \u003cp\u003e5.3.2 Multiplexer 82\u003c\/p\u003e \u003cp\u003e5.3.3 Decoder 85\u003c\/p\u003e \u003cp\u003e5.3.4 Comparator 86\u003c\/p\u003e \u003cp\u003e5.4 Testbench 87\u003c\/p\u003e \u003cp\u003e5.4.1 Dataflow Model of the Half Adder and Testbench 88\u003c\/p\u003e \u003cp\u003e5.4.2 Dataflow Model of the Half Subtractor and Testbench 89\u003c\/p\u003e \u003cp\u003e5.4.3 Dataflow Model of 2 × 1 Mux and Testbench 90\u003c\/p\u003e \u003cp\u003e5.4.4 Dataflow Model of 4 × 1 Mux and Testbench 91\u003c\/p\u003e \u003cp\u003e5.4.5 Dataflow Model of 2-to-4 Decoder and Testbench 92\u003c\/p\u003e \u003cp\u003eReview Questions 93\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 94\u003c\/p\u003e \u003cp\u003eReferences 95\u003c\/p\u003e \u003cp\u003e\u003cb\u003e6 Programming Techniques in Verilog II \u003c\/b\u003e\u003cb\u003e97\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e6.1 Programming Techniques in Verilog II 97\u003c\/p\u003e \u003cp\u003e6.2 Behavioral Model of Combinational Circuits 98\u003c\/p\u003e \u003cp\u003e6.2.1 Behavioral Code of a Half Adder Using If-else 98\u003c\/p\u003e \u003cp\u003e6.2.2 Behavioral Code of a Full Adder Using Half Adders 99\u003c\/p\u003e \u003cp\u003e6.2.3 Behavioral Code of a 4-bit Full Adder (FA) 100\u003c\/p\u003e \u003cp\u003e6.2.4 Behavioral Model of Multiplexer Circuits 101\u003c\/p\u003e \u003cp\u003e6.2.5 Behavioral Model of a 2-to-4 Decoder 104\u003c\/p\u003e \u003cp\u003e6.2.6 Behavioral Model of a 4-to-2 Encoder 106\u003c\/p\u003e \u003cp\u003e6.3 Behavioral Model of Sequential Circuits 108\u003c\/p\u003e \u003cp\u003e6.3.1 Behavioral Modeling of the D-Latch 108\u003c\/p\u003e \u003cp\u003e6.3.2 Behavioral Modeling of the D-F\/F 109\u003c\/p\u003e \u003cp\u003e6.3.3 Behavioral Modeling of the J-K F\/F 110\u003c\/p\u003e \u003cp\u003e6.3.4 Behavioral Modeling of the D-F\/F Using J-K F\/F 112\u003c\/p\u003e \u003cp\u003e6.3.5 Behavioral Modeling of the T-F\/F Using J-K F\/F 113\u003c\/p\u003e \u003cp\u003e6.3.6 Behavior Modeling of an S-R F\/F Using J-K F\/F 114\u003c\/p\u003e \u003cp\u003eReview Questions 115\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 115\u003c\/p\u003e \u003cp\u003eReferences 116\u003c\/p\u003e \u003cp\u003e\u003cb\u003e7 Digital Design Using Switches \u003c\/b\u003e\u003cb\u003e117\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e7.1 Switch-Level Model 117\u003c\/p\u003e \u003cp\u003e7.2 Digital Design Using CMOS Technology 118\u003c\/p\u003e \u003cp\u003e7.3 CMOS Inverter 119\u003c\/p\u003e \u003cp\u003e7.4 Design and Implementation of the Combinational Circuit Using Switches 120\u003c\/p\u003e \u003cp\u003e7.4.1 Types of Switches 120\u003c\/p\u003e \u003cp\u003e7.4.2 CMOS Switches 121\u003c\/p\u003e \u003cp\u003e7.4.3 Resistive Switches 121\u003c\/p\u003e \u003cp\u003e7.4.4 Bidirectional Switches 122\u003c\/p\u003e \u003cp\u003e7.4.5 Supply and Ground Requirements 122\u003c\/p\u003e \u003cp\u003e7.5 Logic Implementation Using Switches 123\u003c\/p\u003e \u003cp\u003e7.5.1 Digital Design with a Transmission Gate 127\u003c\/p\u003e \u003cp\u003e7.6 Implementation with Bidirectional Switches 127\u003c\/p\u003e \u003cp\u003e7.6.1 Multiplexer Using Switches 127\u003c\/p\u003e \u003cp\u003e7.7 Verilog Switch-Level Description with Structural-Level Modeling 131\u003c\/p\u003e \u003cp\u003e7.8 Delay Model with Switches 131\u003c\/p\u003e \u003cp\u003eReview Questions 132\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 133\u003c\/p\u003e \u003cp\u003eReferences 134\u003c\/p\u003e \u003cp\u003e\u003cb\u003e8 Advance Verilog Topics \u003c\/b\u003e\u003cb\u003e135\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e8.1 Delay Modeling and Programming 135\u003c\/p\u003e \u003cp\u003e8.1.1 Delay Modeling 135\u003c\/p\u003e \u003cp\u003e8.1.2 Distributed-Delay Model 135\u003c\/p\u003e \u003cp\u003e8.1.3 Lumped-Delay Model 136\u003c\/p\u003e \u003cp\u003e8.1.4 Pin-to-Pin-Delay Model 137\u003c\/p\u003e \u003cp\u003e8.2 User-Defined Primitive (UDP) 138\u003c\/p\u003e \u003cp\u003e8.2.1 Combinational UDPs 139\u003c\/p\u003e \u003cp\u003e8.2.2 Sequential UDPs 142\u003c\/p\u003e \u003cp\u003e8.2.3 Shorthands in UDP 144\u003c\/p\u003e \u003cp\u003e8.3 Task and Function 144\u003c\/p\u003e \u003cp\u003e8.3.1 Difference between Task and Function 144\u003c\/p\u003e \u003cp\u003e8.3.2 Syntax of Task and Function Declaration 145\u003c\/p\u003e \u003cp\u003e8.3.3 Invoking Task and Function 147\u003c\/p\u003e \u003cp\u003e8.3.4 Examples of Task Declaration and Invocation 147\u003c\/p\u003e \u003cp\u003e8.3.5 Examples of Function Declaration and Invocation 148\u003c\/p\u003e \u003cp\u003eReview Questions 148\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 149\u003c\/p\u003e \u003cp\u003eReferences 149\u003c\/p\u003e \u003cp\u003e\u003cb\u003e9 Programmable and Reconfigurable Devices \u003c\/b\u003e\u003cb\u003e151\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e9.1 Logic Synthesis 151\u003c\/p\u003e \u003cp\u003e9.1.1 Technology Mapping 151\u003c\/p\u003e \u003cp\u003e9.1.2 Technology Libraries 152\u003c\/p\u003e \u003cp\u003e9.2 Introduction of a Programmable Logic Device 152\u003c\/p\u003e \u003cp\u003e9.2.1 PROM, PAL and PLA 153\u003c\/p\u003e \u003cp\u003e9.2.2 SPLD and CPLD 154\u003c\/p\u003e \u003cp\u003e9.3 Field-Programmable Gate Array 156\u003c\/p\u003e \u003cp\u003e9.3.1 FPGA Architecture 158\u003c\/p\u003e \u003cp\u003e9.4 Shannon’s Expansion and Look-up Table 158\u003c\/p\u003e \u003cp\u003e9.4.1 2-Input LUT 159\u003c\/p\u003e \u003cp\u003e9.4.2 3-Input LUT 160\u003c\/p\u003e \u003cp\u003e9.5 FPGA Families 161\u003c\/p\u003e \u003cp\u003e9.6 Programming with FPGA 161\u003c\/p\u003e \u003cp\u003e9.6.1 Introduction to Xilinx Vivado Design Suite for FPGA-Based Implementations 163\u003c\/p\u003e \u003cp\u003e9.7 ASIC and Its Applications 163\u003c\/p\u003e \u003cp\u003eReview Questions 164\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 164\u003c\/p\u003e \u003cp\u003eReferences 167\u003c\/p\u003e \u003cp\u003e\u003cb\u003e10 Project Based on Verilog HDLs \u003c\/b\u003e\u003cb\u003e169\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e10.1 Project Based on Combinational Circuit Design Using Verilog HDL 171\u003c\/p\u003e \u003cp\u003e10.1.1 Full Adder Using Switches at Structural Level Model 171\u003c\/p\u003e \u003cp\u003e10.1.2 Ripple-Carry Full Adder (RCFA) 174\u003c\/p\u003e \u003cp\u003e10.1.3 4-bit Carry Look-ahead Adder (CLA) 174\u003c\/p\u003e \u003cp\u003e10.1.4 Design of a 4-bit Carry Save Adder (CSA) 176\u003c\/p\u003e \u003cp\u003e10.1.5 2-bit Array Multiplier 177\u003c\/p\u003e \u003cp\u003e10.1.6 2 × 2 Bit Division Circuit Design 178\u003c\/p\u003e \u003cp\u003e10.1.7 2-bit Comparator 179\u003c\/p\u003e \u003cp\u003e10.1.8 16-bit Arithmetic Logic Unit 180\u003c\/p\u003e \u003cp\u003e10.1.9 Design and Implementation of 4 × 16 Decoder Using 2 × 4 Decoder 181\u003c\/p\u003e \u003cp\u003e10.2 Project Based on Sequential Circuit Design Using Verilog HDL 182\u003c\/p\u003e \u003cp\u003e10.2.1 Design of 4-bit Up\/down Counter 182\u003c\/p\u003e \u003cp\u003e10.2.2 LFSR Based 8-bit Test Pattern Generator 183\u003c\/p\u003e \u003cp\u003e10.3 Counter Design 185\u003c\/p\u003e \u003cp\u003e10.3.1 Random Counter that Counts Sequence like 2,4,6,8,2,8…and so On 185\u003c\/p\u003e \u003cp\u003e10.3.2 Use of Task at the Behavioral-Level Model 187\u003c\/p\u003e \u003cp\u003e10.3.3 Traffic Signal Light Controller 188\u003c\/p\u003e \u003cp\u003e10.3.4 Hamming Code(h,k) Encoder\/Decoder 189\u003c\/p\u003e \u003cp\u003eReview Questions 192\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 192\u003c\/p\u003e \u003cp\u003eReferences 193\u003c\/p\u003e \u003cp\u003e\u003cb\u003e11 System Verilog \u003c\/b\u003e\u003cb\u003e195\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e11.1 Introduction 195\u003c\/p\u003e \u003cp\u003e11.2 Distinct Features of System Verilog 195\u003c\/p\u003e \u003cp\u003e11.2.1 Data Types 196\u003c\/p\u003e \u003cp\u003e11.2.2 Arrays 197\u003c\/p\u003e \u003cp\u003e11.2.3 Typedef 199\u003c\/p\u003e \u003cp\u003e11.2.4 Enum 200\u003c\/p\u003e \u003cp\u003e11.3 Always_type 201\u003c\/p\u003e \u003cp\u003e11.4 $log2c() Function 202\u003c\/p\u003e \u003cp\u003e11.5 System-Verilog as a Verification Language 203\u003c\/p\u003e \u003cp\u003eReview Questions 203\u003c\/p\u003e \u003cp\u003eMultiple Choice Questions 204\u003c\/p\u003e \u003cp\u003eReference 204\u003c\/p\u003e \u003cp\u003eIndex 205\u003c\/p\u003e \u003cp\u003e\u003cb\u003eSuman Lata Tripathi\u003c\/b\u003e is Professor of VLSI Design at Lovely Professional University, India. She is a senior member of the IEEE and received her PhD in microelectronics and VLSI Design from Motilal Nehru National Institute of Technology, Allahabad, India.\u003c\/p\u003e \u003cp\u003e\u003cb\u003eSobhit Saxena\u003c\/b\u003e is Associate Professor of VLSI Design at Lovely Professional University, India. He received his PhD from IIT Roorkee, India. \u003c\/p\u003e\n\u003cp\u003e\u003cb\u003eSanjeet K. Sinha, PhD,\u003c\/b\u003e is Associate Professor of VLSI Design at Lovely Professional University, India. He received his PhD from the National Institute of Technology, Silchar, India. \u003c\/p\u003e\n\u003cp\u003e\u003cb\u003eGovind S. Patel, PhD,\u003c\/b\u003e is Professor of VLSI Design at IIMT College of Engineering, Greater Noida, UP, India. He received his doctorate from Thapar University in Patiala, India.   \u003c\/p\u003e\n\u003cp\u003e\u003cb\u003eMaster digital design with VLSI and Verilog using this up-to-date and comprehensive resource from leaders in the field\u003c\/b\u003e\u003c\/p\u003e \u003cp\u003e\u003ci\u003eDigital VLSI Design and Simulation\u003c\/i\u003e with Verilog delivers an expertly crafted treatment of the fundamental concepts of digital design and digital design verification with Verilog HDL. The book includes foundational knowledge that is crucial for beginners to grasp, along with more advanced coverage suitable for research students working in the area of VLSI design. Including digital design from switch level to FPGA-based implementation using hardware description language (HDL), this is a one-stop resource for anyone in the field of VLSI design and also features:  \u003c\/p\u003e\n\u003cul\u003e\n\u003cli\u003eA discussion of programming techniques in Verilog, including gate level modeling, model instantiation, dataflow modeling, and behavioral modeling\u003c\/li\u003e \u003cli\u003eA treatment of programmable and reconfigurable devices, including logic synthesis, introduction of PLDs, and the basics of FPGA architecture\u003c\/li\u003e \u003cli\u003eAn introduction to SystemVerilog, including its distinct features and a comparison of Verilog with SystemVerilog\u003c\/li\u003e \u003cli\u003eA project based on Verilog HDLs, with real-time examples implemented using Verilog code on an FPGA board\u003c\/li\u003e\n\u003c\/ul\u003e \u003cp\u003ePerfect for undergraduate and graduate students in electronics and computer engineering, \u003ci\u003eDigital VLSI Design and Simulation with Verilog\u003c\/i\u003e also has a place on the bookshelves of academic researchers and industry professionals.\u003c\/p\u003e\n\u003c\/li\u003e","brand":"Wiley","offers":[{"title":"Default Title","offer_id":47989070168293,"sku":"NP9781119778042","price":134.95,"currency_code":"USD","in_stock":false}],"thumbnail_url":"\/\/cdn.shopify.com\/s\/files\/1\/1842\/7735\/files\/9781119778042.jpg?v=1761782670","url":"https:\/\/k12savings.com\/products\/digital-vlsi-design-and-simulation-with-verilog-isbn-9781119778042","provider":"K12savings","version":"1.0","type":"link"}